


CURRENT MODE PWM CONTROL CIRCUITS

■ DESCRIPTION


The HG **UC3842A/3843A** provide the necessary functions to implement off-line or DC to DC fixed frequency current mode , controlled switching circuits with minimal external components.

■ FEATURES


- *Low Start Up Current (Typical 0.12mA)
- *Automatic Feed Forward Compensation
- *Pulse-by-Pulse Current Limiting
- *Under-voltage Lockout with Hysteresis
- *Double Pulse Suppression
- *High Current Totem Pole Output to Drive MOSFET Directly
- *Internally Trimmed Band Gap Reference
- *500kHz Operation



■ PIN CONFIGURATION



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ C$)

PARAMETER		SYMBOL	RATINGS	UNIT
Supply Voltage(Low Impedance Source)		V_{CC}	30	V
Supply Voltage($I_{CC}<30mA$)		V_{CC}	Self Limiting	V
Output Current (Peak)		$I_{O(PEAK)}$	± 1	A
Output Energy (capacity Load)			5	μJ
Analog Inputs(pin 2,3)		$V_{I(ANA)}$	-0.3 ~ +6.3	V
Error Amplifier Output Sink Current		$I_{SINK(EA)}$	10	mA
Power Dissipation($T_a \leq 25^\circ C$)	DIP-8	P_D	1.0	W
	SOP-8		0.5	W
Derated at $T_a > 25^\circ C$		P_D	8	$mW/^\circ C$
Junction Temperature		T_J	+150	$^\circ C$
Storage Temperature		T_{STG}	-65 ~ +150	$^\circ C$

Note Absolute maximum ratings are those values beyond which the device which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS

($0^\circ C \leq T_a \leq 70^\circ C$, $V_{CC}=15V$, $R_T=10k\Omega$, $C_T=3.3nF$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Section						
Output Voltage	V_{REF}	$T_J=25^\circ C, I_{OUT}=1mA$	4.9	5	5.1	V
Line Regulation	ΔV_{REF}	$12 \leq V_{IN} \leq 25V$		6	20	mV
Load Regulation	ΔV_{REF}	$1 \leq I_{OUT} = 20mA$		6	25	mV
Temperature Stability		(Note 1)		0.2	0.4	$mV/^\circ C$
Total Output Variation		Line, Load, Temp(Note 1)	4.82		5.18	V
Output Noise Voltage	V_{OSC}	$10Hz \leq f \leq 10kHz, T_J=25^\circ C$ (Note 1)		50		μV
Long Term Stability		$T_a=25^\circ C, 1000Hrs$ (Note 1)		5	25	mV
Output Short Circuit	I_{SC}		-30	-100	-180	mA
Oscillator Section						
Initial Accuracy	f	$T_J=25^\circ C$	47	52	57	kHz
Voltage Stability	$\Delta f/\Delta V_{CC}$	$12 \leq V_{CC} \leq 25V$		0.2	1	%
Temperature Stability		$T_{min} \leq T_a \leq T_{max}$ (Note 1)		5		%
Amplitude	V_{OSC}	Vpin 4 peak to peak		1.7		V
Error Amplifier Section						
Input Voltage	$V_{I(EA)}$	Vpin 1=2.5V	2.42	2.50	2.58	V
Input Bias Current	$I_{I(BIAS)}$			-0.3	-2	μA
AVOL		$2 \leq V_{OUT} \leq 4V$	60	90		dB
Unity Gain Bandwidth		$T_J=25^\circ C$ (Note 1)	0.7	1		MHz
PSRR		$I_2 \leq V_{CC} \leq 25V$	60	70		dB
Output Sink Current	$I_{O(SINK)}$	Vpin 2=2.7V, Vpin 1=1.1V	2	6		mA
Output Source Current	$I_{O(SOURCE)}$	Vpin 2=2.3V, Vpin 1=5V	-0.5	-0.8		mA
V_{OUT} High	V_{OH}	Vpin 2=2.3V, $R_L=15k\Omega$ to GND	5	6		V
V_{OUT} Low	V_{OL}	Vpin 2=2.7V, Vpin 1=1.1V		0.7	1.1	V

UC3842A/3843A

■ ELECTRICAL CHARACTERISTICS(Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
Current Sense section								
Gain	G_V	(Note 2,3)		2.85	3	3.15	V/V	
Maximum Input signal	$V_{I(MAX)}$	$V_{pin\ 1}=5V$ (Note 2)		0.9	1	1.1	V	
PSRR		$12 \leq V_{CC} \leq 25V$			70		dB	
Input Bias Current	I_{BIAS}				-2	-10	μA	
Delay to Output		$V_{pin\ 3}=0\ to\ 2V$			150	300	ns	
Output Section								
Output Level	Low	V_{OL}	$I_{O(SINK)}=20mA$		0.1	0.4	V	
			$I_{O(SINK)}=200mA$		1.5	2.2	V	
	High	V_{OH}	$I_{O(SOURCE)}=20mA$	13	13.5		V	
			$I_{O(SOURCE)}=200mA$	12	13.5		V	
Rise Time	t_R	$T_J=25^{\circ}C, C_L=1nF$ (Note 1)			50	150	ns	
Fall Time	t_F	$T_J=25^{\circ}C, C_L=1nF$ (Note 1)			50	150	ns	
Under-Voltage Lockout Output Section								
Start Threshold	3842A	$V_{TH(ST)}$			14.5	16	17.5	V
	3843A				7.8	8.4	9	V
Min. Operating Voltage	3842A	$V_{OPR(MIN)}$	After Turn On		8.5	10	11.5	V
	3843A				7	7.6	8.2	V
PWM Section								
Duty Cycle	MAX	$D_{(MAX)}$		95	97	100	%	
	Min	$D_{(MIN)}$				0	%	
Total Standby Current								
Start-up Current	I_{ST}				0.12	0.3	mA	
Operating Supply Current	$I_{CC(OPR)}$	$V_{pin\ 2}=V_{pin\ 3}=0V$			11	17	mA	
V_{CC} Zener Voltage	V_z	$I_{CC}=25mA$			34		V	

Note:1.These parameters, although guaranteed ,are not 100% tested in production.


2. Parameters measured at trip point of latch with $V_{pin\ 2}=0$.

3. Gain defined as:

$$A = \frac{\Delta V_{pin\ 1}}{\Delta V_{pin\ 3}} ; 0 \leq V_{pin\ 3} \leq 0.8V$$


4. Adjust V_{CC} above the start threshold before setting at 15V.

■ OPEN-LOOP LABORATORY TEST FIXTURE




High peak current associated with capacity loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in single point GND. The transistor and 5kΩ potenio-meter are used to sample the oscillator waveform and apply an adjustable Ramp to Pin 3.

■ UNDER-VOLTAGE LOCKOUT




During Under-Voltage Lockout, the output driver is biased to a high impedance state. Pin 6 should be shunt to GND with a bleeder resistor to prevent activating the power switch with output leakage currents.

■ ERROR AMPLIFIER CONFIGURATION




Error amplifier can source or sink up to 0.5mA

■ CURRENT SENSE CIRCUIT






Peak current (I_s) determined by the formula: $I_{s\max}=10V/R_s$.
A small RC filter be required to suppress switch transients.

■ SLOPE COMPENSATION



A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%. Note that capacitor C, forms a filter with R2 to suppress the leading edge switch spikes.

■ OSCILLATOR SECTION



■ TYPICAL CHARACTERISTICS

